

**OBSOLETE PRODUCT
NO RECOMMENDED REPLACEMENT**
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc

**Fast, High Voltage Comparator with
Transparent Latch**



The EL2018 represents a quantum leap forward in comparator speed, accuracy and functionality.


Manufactured with Elantec's proprietary Complementary Bipolar process, this device uses fast PNP and NPN transistors in the signal path. A unique circuit design gives the inputs the ability to handle large common mode and differential mode signals, yet retain high speed and excellent accuracy. Careful design of the front end insures the part maintains speed and accuracy when operating with a mix of small and large signals. The three-state output stage is designed to be TTL compatible for any power supply combination, yet it draws a constant current and does not generate glitches. When the output is disabled, the supply current consumption drops by 50%, but the input stage and latch remain active.

Elantec facilities comply with MIL-I-45208A and other applicable quality specifications. For information on Elantec's processing, see QRA1: Elantec's Processing-Monolithic Products.

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL2018CN	-40°C to +85°C	8-Pin PDIP	MDP0031

Pinout



Features

- Fast response time—20ns
- Wide input differential voltage range—24V to ±15V supplies
- Precision input stage— $V_{OS} = 1\text{mV}$
- Low input bias current— $I_B = 100\text{nA}$
- Low input offset current— $I_{OS} = 30\text{nA}$
- ±4.5V to ±18V supplies
- Three-State TTL and CMOS compatible output
- No supply current glitch during switching
- High voltage gain—40V/mV
- 50% power reduction in shutdown mode
- Input and latch remain active in shutdown mode
- P/N compatible with industry standard comparators

Applications

- Analog to digital converters
- ATE pin receiver
- Precision crystal oscillators
- Zero crossing detector
- Window detector
- Pulse width modulation generator
- "Go/no-go" detector

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

V_S	Supply Voltage	$\pm 18\text{V}$	I_{OP}	Peak Output Current	50mA
V_{IN}	Input Voltage	$+V_S$ to $-V_S$	I_O	Continuous Output Current	25mA
V_{IN}	Differential Input Voltage	Limited only by Power Supplies	T_A	Operating Temperature Range	-40°C to $+85^\circ\text{C}$
I_{IN}	Input Current (Pins 1, 2 or 3)	$\pm 10\text{mA}$	T_J	Operating Junction Temperature	
I_{INS}	Input Current (Pins 5 or 6)	$\pm 5\text{mA}$		Plastic DIP Package	150°C
P_D	Maximum Power Dissipation	1.25W	T_{ST}	Storage Temperature	-65°C to $+150^\circ\text{C}$

The maximum power dissipation depends on package type, ambient temperature and heat sinking. See the Typical Performance curves for more details.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications $V_S = \pm 15\text{V}$ unless otherwise specified

PARAMETER	DESCRIPTION	TEMP	MIN	TYP	MAX	UNITS	
V_{OS}	Input Offset Voltage (Note 1) $V_{CM} = 0\text{V}$, $V_O = 1.4\text{V}$	25°C		1.0	5	mV	
		T_{MIN} , T_{MAX}			7	mV	
I_B	Input Bias Current $V_{CM} = 0\text{V}$, Pin 2 or 3	25°C		100	400	nA	
		T_{MIN} , T_{MAX}			600	nA	
I_{OS}	Input Offset Current $V_{CM} = 0\text{V}$	25°C		30	150	nA	
		T_{MIN} , T_{MAX}			250	nA	
CMRR	Common Mode Rejection Ratio (Note 2)	25°C	85	105		dB	
		T_{MIN} , T_{MAX}	80			dB	
PSRR	Power Supply Rejection Ratio (Note 3)	25°C	85	100		dB	
		T_{MIN} , T_{MAX}	77			dB	
V_{CM}	Common Mode Input Range	25°C	± 12	± 13		V	
		T_{MIN} , T_{MAX}	± 12			V	
A_V	Voltage Gain $V_{OUT} = 0.8\text{V}$ to 2.0V	25°C	15	40		V/mV	
		T_{MIN} , T_{MAX}	10			V/mV	
V_{OL}	Output Voltage Logic Low $I_{OL} = 0\text{mA}$ to 8mA	25°C	-0.05	0.15	0.4	V	
		T_{MIN} , T_{MAX}	-0.1		0.4	V	
V_{OH}	Output Voltage Logic High	$V_S = \pm 15\text{V}$	25°C	3.5	4.0	4.65	V
		$V_S = \pm 15\text{V}$	T_{MIN} , T_{MAX}	3.5		4.65	V
		$V_S = \pm 5\text{V}$	25°C	2.4			V
		$V_S = \pm 5\text{V}$	T_{MIN}	2.4			V
		$V_S = \pm 5\text{V}$	T_{MAX}	2.4			V
V_{ODIS1}	V_{OUT} Range, Disabled, $I_{OL} = -1\text{mA}$	$V_S = \pm 15\text{V}$	25°C	4.65		V	
		$V_S = \pm 15\text{V}$	T_{MIN} , T_{MAX}	4.65		V	
		$V_S = \pm 5\text{V}$	25°C		3.5	V	
V_{ODIS2}	V_{OUT} Range, Disabled, $I_{OL} = 1\text{mA}$, $V_S = \pm 5\text{V}$ to $\pm 15\text{V}$	ALL	-0.3	-1		V	
V_{INH}	LE or \overline{CS} Inputs Logic High Input Voltage	25°C	2.0			V	
		T_{MIN} , T_{MAX}	2.2			V	

DC Electrical Specifications $V_S = \pm 15V$ unless otherwise specified (Continued)

PARAMETER	DESCRIPTION	TEMP	MIN	TYP	MAX	UNITS
V _{INL}	LE or \overline{CS} Inputs Logic Low Input Voltage	25°C			0.8	V
		T _{MIN} , T _{MAX}			0.8	V
I _{IN}	LE or \overline{CS} Inputs Logic Input Current, V _{IN} = 0V to 5V	25°C			±200	µA
		T _{MIN} , T _{MAX}			±300	µA
I _{S+EN}	Positive Supply Current Enabled	25°C		8.4	12	mA
		T _{MIN} , T _{MAX}			13	mA
I _{S+DIS}	Positive Supply Current Disabled	25°C		4.7	6	mA
		T _{MIN} , T _{MAX}			7	mA
I _{S-EN}	Negative Supply Current Enabled	25°C		13.0	17	mA
		T _{MIN} , T _{MAX}			18	mA
I _{S-DIS}	Negative Supply Current Disabled	25°C		5.0	6.5	mA
		T _{MIN} , T _{MAX}			6.5	mA







NOTES:

1. V_{OUT} = 1.4V.
2. V_{CM} = 12V to -12V.
3. V_S = ±5V to ±15V.







AC Electrical Specifications $V_S = \pm 15V, T_A = 25^\circ C$

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
T _{PD}	Propagation Delay, 5mV Overdrive		20	40	ns
T _S	Setup Time		6	12	ns
T _H	Hold Time		-2	0	ns
T _{UN}	Unlatch Time		23	40	ns
T _{MPW}	Minimum Clock Pulse Width		12		ns
T _{EN}	Output Three-State Enable Delay		40	70	ns
T _{DIS}	Output Three-State Disable Delay		150	300	ns






Typical AC Performance Curves




Typical AC Performance Curves (Continued)



Typical AC Performance Curve (Continued)



Block Diagram



Function Table

INPUTS (TIME N-1)				INTERNAL Q	NOTES	OUTPUT
+IN	-IN	CS	LE			
+	-	L	L	H	Normal Comparator Operation	H
-	+	L	L	L		L
+	-	H	L	H	Internal Normal Comparator Operation Output Power Down Mode	High Z
-	+	H	L	L		High Z
X	X	L	H	Qn-1	Data Retained in Latch Data Retained in Latch Power Down Mode	Qn-1
X	X	H	H	Qn-1		High Z

Application Hints

Device Overview

The EL2018 is the first comparator of its kind. It is capable of 24V differential signals, yet has excellent accuracy, linearity and voltage gain. It even has a three-state output feature that reduces the power supply currents 50% when the output is disabled, yet the input stage and latch remain active. This extremely fast and accurate device is built with the proprietary Elantec Complementary Bipolar Dielectric Isolation Process, which is immune to power sequencing and latch up problems.

Power Supplies

The EL2018 will work with $\pm 5V$ to $\pm 18V$ supplies or any combination between (Example +12V and -5V). The supplies should be well bypassed with good high frequency capacitors (0.1 μF monolithic ceramic recommended) close to the power supply leads. Good ground plane construction techniques enhance stability, and the lead from pin 1 to ground should be short.

Front End

The EL2018 uses schottky diodes to make a “bullet proof” front end with very low input bias currents, even if the two inputs are tied to very large differential voltages ($\pm 24V$). The transfer function of the EL2018 is linear, and the output is stable when in the linear region.

The large common mode range ($\pm 12V$ minimum) and differential voltage handling ability ($\pm 24V$ min.) of the device make it useful in ATE applications without the need for an input attenuator with its associated delay.

Recovery from Large Overdrives

Timing accuracy is excellent for all signals within the common mode range of the device ($\pm 12V$ with $\pm 15V$ supply). When the common mode range is exceeded the input stage will saturate, input bias currents increase and it may take as much as 200ns for the device to recover to normal operation after the inputs are returned to the common mode range. If signals greater than the common mode range of the device are anticipated, the inputs should be diode clamped to remain within the common mode range of the device.

Input Slew Rate

All comparators have input slew rate limitations. The EL2018 operates normally with any input slew rate up to 300V/ μs . Input signal slew rates over 300V/ μs induce offset voltages of 5mV to 20mV. This induced offset voltage settles out in about 20ns, 20 times faster than previous high voltage comparators.

Latch

The EL2018 contains a “transparent” latch. A “transparent” latch acts as an amplifier when the LE input is low and it “latches” and holds the value it had just before the LE transition from low to high.

It is possible to make an oscillation resistant design by putting a short duration “0” on the LE input whenever you wish to make a comparison. This gates the comparator on only for a brief instant, long enough to compare, but not long enough to oscillate. The minimum duration of this pulse is specified by the minimum clock width parameter in the AC electrical tables.

The \overline{CS} input may be left floating and still produce a guaranteed logic “0” input (active). Floating the LE input will normally produce a logic “0” input also, but operation is not guaranteed.

Proper RF technique suggests that these inputs be grounded or pulled to ground if they are not used.

Output Stage

The output stage of the EL2018 is a pair of complementary emitter followers operating as a linear amplifier. This makes the output stage of the EL2018 glitch free, and improves accuracy and stability when operating with small signals.

Three-State Output, Power Saving Feature

The EL2018 has an output stage which can be put into a high impedance “three-state” mode. When it is in this mode, the input stage and latch remain active, yet the device dissipates only 50% of the power used when the output is active. This has advantages in a large ATE system where there may be 1000 comparators, but only 10% are in use at any one time.

Due to the power saving feature and linear output stage, the EL2018 does not have a standard TTL three-state output stage. As such one must be careful when using the three-state feature with devices other than other EL2018s or EL2019s. When operating from $\pm 15V$ supplies the three-state feature is compatible with all TTL families, however CMOS families may conflict on high outputs. Since the output stage of the EL2018 turns on faster than it turns off, a 50Ω to 100Ω resistor in series with the output will limit fault currents between devices with minimum impact on logic drive capability.

System Design Considerations


The most common problem users have with high speed comparators is oscillations due to output to input feedback. This can be avoided by using a ground plane, proper supply bypassing, and routing the inputs and outputs away from each other. Since the EL2018 has a gain bandwidth product of about 40GHz, layout and bypassing are important to a successful system design. A unique alternative to the EL2018 is the EL2019, with its edge triggered master/slave flip flop.

Device Functions


The various operating states of the EL2018 are described in the function table on page 7.

Typical Applications


USING THE POWER DOWN/
THREE-STATE FEATURE
DISSIPATION VS AMBIENT
TEMPERATURE




SERIES RESONANT
CRYSTAL OSCILLATOR




USING THE EL2018 IN THE
TRANSPARENT MODE
(LATCH NOT USED)




A WIDE INPUT RANGE WINDOW COMPARATOR



Equivalent Schematic



Burn-In Circuit



**PIN NUMBERS ARE FOR DIP PACKAGES.
ALL PACKAGES USE THE SAME SCHEMATIC.**

ips 8 4 4mA

*

* Models

*

.model qn npn (is=2e-15 bf=400 tf=0.05nS cje=0.3pF cjc=0.2pF ccs=0.2pF)

.model qp pnp (is=0.6e-15 bf=60 tf=0.3nS cje=0.5pF cjc=0.5pF ccs=0.4pF)

.model ds d(is=2e-12 tt=0.05nS eg=0.62V vj=0.58)

.model sw vswitch (von=0.4V voff=2.5V)

.ends

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com